We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

CPU Design Timing Engineer

Apple, Inc.
United States, California, Santa Clara
April 26, 2024
Summary

Posted: Apr 10, 2024

Role Number: 200451526

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products! In this role, you will be responsible for all aspects of timing including working with the implementation and RTL teams on timing changes, helping with construction/modify timing flows, timing analysis, and timing closure.

Key Qualifications

  • Minimum BS and 10+ years of relevant industry experience
  • Expertise in static timing tools and methodology including handling multiple clock and power domains, cross talk, noise, OCV, etc
  • Prior experience performing timing analysis in high speed digital designs such as CPUs or other similar designs
  • Solid understanding of physical design tools and methodology including logic synthesis, PnR, parasitic extraction, logic equivalence
  • Solid understanding of deep sub-micron technologies and scaling trends
  • Working knowledge of CPU microarchitecture including common fundamental timing paths
  • Knowledge about deep sub-micron technologies and scaling trends
  • Familiarity with CPU microarchitecture including common fundamental timing paths


Description

As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project. RESPONSIBILITIES INCLUDE BUT ARE NOT LIMITED TO - Working with the CAD team to develop the timing flow that will be used on the project including scripting to improve analysis flows and engineer efficiency. - Work extensively with CPU micro-architects and Implementation engineers to drive timing closure for the CPU.

Education & Experience

Minimum BS and 10+ years of relevant industry experience

Additional Requirements

Pay & Benefits

    At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $170,700.00 and $300,200.00, and your base pay will depend on your skills, qualifications, experience, and location.

    Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

    Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

    Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.
Applied = 0

(web-5bb4b78774-k29v8)